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CEGIEE 260 Digital Computing Hardware/Switching Circuits
Wright State University
Course Description
We will discuss and cover basic digital, combinational and sequential logic systems. Labs will be
used to gain valuable practical experience in implementing elementary circuits and logic designs.
Goals
There are several goals to accomplish in CEG 260
1. Master numbering systems and basic circuit theory
2. Gain practical experience in designing logic systems
3. Develop a foundation for further study in this area
4. Enjoy the process!
Lecturer
Meilin Liu
Office: 353 Russ Engineering Center
Phone: 937-775-5061
Office Hours: 3: 00- 5:00 pm Monday/Wednesday
Email: meilin.liu@wright.edu
Web: www.wright.edu/-meilin.liu

Class
• Monday/Wednesday 01:30 pm-02:45 pm 153 MC RC
• Lab each week, starting from the second week of class
Text
Required: Logic and Computer Design Fundamentals, Mano and Kime, Fourth Edition,
Prentice-Hall.

Reference: Vahid, Frank (2007). "Digital Design", First Edition, John Wiley and Sons, ISBN
978-0-4 70-04437-7.
Required Work
Lab
Homework
Quizzes
Midterm Exam I
Midterm Exam II
Final Exam

30%
10%
10%
15%
15%
20%

(There is a lab schedule available)
Lots of homework problems!
Pop up Quizzes to keep everyone up with the class readings!

Grading
The base scale is: A: 90-100, B: 80-89, C: 70-79, D: 60-69, F: 0-59. This is the highest
requirement that will be used. The scales may be lowered or revised if necessary.

You must achieve a minimum of60% in the lab section and all labs must be completed to pass the
course. Lab is a crucial element for learning design fundamentals.

Policies and Notes

•

Attendance: Attendance is not required, but may be documented by the pop up
quizzes. If you are not a regular attendee, it will be your responsibility to seek out
what material was covered in the lecture and learn it. Most of my exam questions
will be taken directly from ideas covered during the lecture, so it greatly helps if you
attend!

•

I will utilize webCT (wisdom.wright.edu) to post updates to the course, assignments,
solutions, announcements, and schedule, etc. Get in the habit of checking it regularly.

•

Always make back ups of all of you work. Never have just one copy of anything!

•

If you are going to miss an exam, for any reason, discuss it with me in advance. If it
is an emergency situation, please notify me as soon as possible

•

You can reach me a number of ways. Email is the best way to reach me. You can
also reach me by phone during the day at 775-5601. If you need human contact either
stop in during my office hours, make an appointment by email.

•

There are technologies we will use in this class that you may not already know, such
as working with tools in lab. We will cover some of these technologies or they will
be discussed in lab. If you have trouble, please don't hesitate to come and talk with
one of the teaching assistants or me.

•

The key to learning in this class will be spending time working through the problems.
Don't wait until 2 hours before something is due to try to learn the concept. This
normally ends in a disaster! Stay up with the readings and try to work through some
of the problems in the book. There will be lots of problems, so try and work through
them when you get them and don't wait until the end. This is not a class where 3
hours of"cramming" right before the midterm/final will translate into a good grade!

Academic Misconduct
In this class, the only way to truly learn the concepts to is do the work yourself. I encourage
working with other people on the course concepts. When you begin to write the assignment,
complete and submit your own work.
Work that has obviously been copied or in the more extreme case, when the original author's
name has not even been changed, both parties will receive a 0 grade for that assignment. Both
parties will also be turned over to the Office of Judicial Affairs.
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